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Abstract—Parallel connection of GaN high-electron-mobility
transistors (HEMTs) is a more cost-effective or even an
unavoidable solution to achieve higher current ratings. As
the load decreases, however, the switching loss of paralleled
HEMTs becomes dominant over the conduction loss, and the
overall power conversion efficiency drops sharply. To reduce the
light-load switching loss, this paper proposes a desynchronizable
paralleling scheme. The midpoint (AC terminal) of each
paralleled HEMT half bridge is connected with a commutation
inductor, which thus, enables two operation modes: synchronous
and asynchronous modes. The synchronous mode is activated at
heavy loads to share the high current; the added commutation
inductors lead to better current sharing than the direct parallel.
When operating at light loads, however, the paralleled devices
are desynchronized to generate a circulating current flowing
through the commutation inductors. The circulating current
enables the lagging HEMTs to achieve the zero-voltage switching
(ZVS) and allows the leading ones to turn on at a current
lower than the load, thereby significantly reducing the total
switching loss. In addition, a thermal balancing scheme is
proposed to alleviate the thermal stress imbalance between
the desynchronized GaN HEMTs. The operating principle and
design guidelines of the desynchronizable paralleling scheme
are detailed. Finally, experimental results from multi-pulse
and continuous tests of GaN HEMTs are provided to verify
the advantages of the proposed paralleling scheme in reducing
light-load switching loss and improving light-load efficiency.
Index Terms—Parallel of GaN HEMTs, desynchronized par-
allel, commutation inductors, switching loss, ZVS, light-load
efficiency
I. INTRODUCTION
COMPARED with Si counterparts, GaN enhancement-mode high-electron-mobility transistors (HEMTs) fea-
ture a higher switching speed and lower switching loss. Thus,
it is easier for GaN-based power electronics converters to
achieve high efficiency and high power density. Hence, GaN
HEMTs have been applied to various industrial and consumer
products such as photovoltaic (PV) converters [1], on-board
electric vehicle (EV) chargers [2], motor drives [3], and
portable chargers [4].
The on-state resistance Rds,on of GaN HEMTs has a strong
dependency on the junction temperature Tj , e.g., the Rds,on
of GS66508T is tripled when Tj increases from 0 ◦C to 137
◦C [5]. To reduce the conduction loss and maintain high effi-
ciencies in high-current and high-temperature conditions, it is
desired to adopt high-current-rating GaN HEMTs. To date, the
maximum current rating of commercial 650-V GaN HEMTs
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is 60 A, i.e., GS66516T [6]. However, it is challenging to use
unparalleled GS66516T devices (size: 9.0 mm × 7.6 mm ×
0.54 mm) in high power applications (e.g., >10-kW motor
drives) due to the caused high power loss and high thermal
stress [7]. Furthermore, in many cases, the price of GaN
HEMTs varies nonlinearly with the current rating; one high-
current device can be much more expensive than multiple low-
current counterparts, e.g., GS66516T×1 for $ 46.96, versus
GS66508T×2 for $ 27.84 [8]. Therefore, parallel connection of
power devices can be a cost-effective or even an unavoidable
solution for power electronic converters [9]–[17].
When operating at light loads, however, the switching
loss of the paralleled HEMTs dominates over the conduction
loss, which deteriorates the light-load efficiency performance.
Meanwhile, the light-load operation represents the dominant
use in many operating environments, e.g., microprocessors
[18], PV [19] and EVs [20]; reducing the light-load switching
loss may contribute to a remarkable energy efficiency im-
provement [21], [22]. Accordingly, it is desired to develop a
paralleling technique that is able to lower both the light-load
switching loss and the heavy-load conduction loss.
The dynamic turn-on/-off speed/timing mismatches among
paralleled power semiconductor devices occur frequently due
to the inevitable differences from the gate delay, threshold
voltage Vgs,th, transconductance gfs, junction temperature
Tj , gate resistance Rg , parasitic capacitance, and parasitic
inductance [10]–[12], [15], [23]–[31]. Therefore, many par-
alleling techniques have been proposed to improve the current
sharing performance among paralleled semiconductor power
devices. Specifically, refs. [26]–[28] actively control the gate
resistance or delay times of paralleled devices to balance the
transient currents. However, these approaches need multiple
high-bandwidth current sensors and analog feedback control
which are difficult to fabricate and complicated to implement
[14], [17], [30], [31]. Recently, the passive current balancing
approaches [14], [17], [29]–[31] become popular due to their
simplicity and robustness. In these works, inversely-coupled
inductors are added to the paralleled SiC and GaN transistors;
a high differential-mode impedance can be formed and it
is able to alleviate the current imbalance among paralleled
devices. However, these techniques cannot reduce the low-
current switching loss that is dominant in the total light-load
power losses of high-frequency power converters.
The multiphase interleaving of half-bridge (HB) legs (e.g.,
the synchronous buck converter and the intercell transformer
for inverters) is able to reduce the output filter size and to en-
hance the dynamic response performance of converters [32]–
[35]. To improve the light-load efficiency, multiple techniques,
e.g., the pulse skipping, pulse frequency modulation, half-full-
bridge switching, constant ON time, and phase shedding, have
been proposed in the literature [21], [22], [34], [36]–[40].
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Among them, the most popular scheme for the multiphase
interleaved systems is to adjust the operational phase number
based on the load current condition [21], [32], [34], [40].
However, the multiphase interleaving requires relatively large
(> several hundreds of µH) inductors, which are normally
not desired in some inductive-load applications, e.g., motor
drives, due to the added power loss, cost and volume [41],
[42]. Recently, the triangular-current-mode (TCM) multiphase
interleaving has attracted increasing research attention owing
to its soft-switching characteristics for all switches [43]–
[45]. This approach requires high-speed zero current detection
(ZCD) and accurate timing for the zero-voltage switching
(ZVS) realization, and therefore its implementation complexity
is high [30], [46], [47].
To reduce the light-load switching loss of parallel-connected
GaN HEMTs, this paper proposes a desynchronized control
scheme for the first time. In the scenario of low load currents,
the paralleled HB legs are desynchronized at their turn-on
instants; thus, a small circulating current can be generated,
which allows the lagging HEMTs to achieve the ZVS and the
leading HEMTs to turn on at a current lower than the load.
Consequently, the light-load switching loss can be significantly
reduced. In order to alleviate the asynchronous-mode thermal
stress deviation between the leading and lagging GaN HEMTs,
a thermal balancing scheme is proposed as well. In addition,
when operating at heavy loads, all the paralleled HEMTs are
driven synchronously to share the high current and to reduce
the total power loss; the small commutation inductors added
to the midpoints of paralleled HB legs lead to better transient
current sharing performance than the direct parallel.
The remainder of this paper is organized as follows: the
switching loss characteristics of paralleled GaN HEMTs and
the derivation of the proposed desynchronizable paralleling
structure are presented in Section II. Section III details the
operating principles of the proposed paralleling technique
in both the synchronous and asynchronous modes before
Section IV presents design guidelines and a thermal balancing
scheme. After that, the experimental results of multi-pulse
and continuous tests are provided in Section V for proposal
verification. Finally, conclusions are drawn in Section VI.
II. DERIVATION OF PROPOSED DESYNCHRONIZABLE
PARALLELING STRUCTURE
A. Swtiching Loss Breakdown of GaN HEMTs
Typical hard-switching (HS) waveforms of a GaN HEMT
are shown in Fig. 1(a) and (b), and the measured
switching losses of paralleled GaN HEMTs (GS66508T×1,
GS66508T×2, and GS66516T×1) are shown in Fig. 1(c). As
can be seen, both the turn-on and turn-off energy losses Eon
and Eoff are composed of two portions, i.e., the current-
independent capacitive losses Eqoss and Eoss, and the current-
dependent losses Eon,V I and Eoff,V I [48].
The energy loss Eoss of N paralleled GaN HEMTs is
introduced by the self-discharging current of their output ca-
pacitance, whereas Eqoss is caused by the capacitive charging
current from the opposite switching devices [48]–[50]. The
two types of losses Eoss and Eqoss can be obtained as
Eoss(Vdc,N) =
∫ Vdc
0
vdsNCoss(vds)dvds (1)
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Fig. 1. Typical voltage and current waveforms of a GaN HEMT at (a) turn-on
and (b) turn-off transitions. The energy loss Eoss of a GaN HEMT is intro-
duced by the self-discharging current of its output capacitance, whereas Eqoss
is caused by the capacitive charging current from the opposite switching
device [48]–[50]. These two type of losses are independent of the switching
current and junction temperature [48]. (c) Measured switching energy losses
of multiple (N = 1, 2) paralleled 30-A GaN HEMTs (GS66508T) and one
60-A device (GS66516T). The schematic of N paralleled GaN HEMT half
bridges is shown in Fig. 2(a), and the low-side switches are the devices under
test (DUTs). The junction temperature Tj = 25 ◦C. The turn-on and -off gate
resistances of each GS66508T device are Rg,on = 10 Ω and Rg,off = 2
Ω, respectively. For the 60-A device, GS66516T, its input capacitance is
twice as large as that of the 30-A device GS66508T, and therefore, its
turn-on and -off gate resistances are halved in order to achieve the same
gate drive speed with GS66508T. The evaluation boards GS66508T-EVBDB2
and GS66516T-EVBDB2 [51] are tested to extract the above switching loss
data. The loop inductance of one GS66516T half-bridge board is higher
than that of two paralleled GS66508T half-bridge boards, and therefore, the
measured switching loss of one GS66516T device is higher than that of two
paralleled GS66508T devices when the load current ILo is high (> 15 A). (d)
Conduction and switching power losses of paralleled GS66508T GaN HEMTs
operating at 50 kHz and 200 kHz. The three dots represent the cases where
the switching loss equals the conduction loss.
Eqoss(Vdc,N) =
∫ Vdc
0
(Vdc − vds)NCoss(vds)dvds
= VdcNQoss(Vdc) −
∫ Vdc
0
vdsNCoss(vds)dvds
= VdcNQoss(Vdc) − Eoss(Vdc,N)
(2)
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Fig. 2. (a) Conventional paralleling structure and (b) proposed commutation-
inductor-based desynchronizable paralleling structure for GaN HEMT half
bridges. L1, L2, ..., LN are the added commutation inductors. ILo represents
the load current. GaN enhancement mode HEMTs do not have an intrinsic
body diode, and therefore, there is no reverse recovery; the zero-recovery
diodes here are used to facilitate the commutation analysis.
where Vdc is the dc bus voltage, Coss(vds) denotes the vds-
dependent output capacitance of a GaN HEMT, and Qoss(Vdc)
is the charge stored in one output capacitor at vds = Vdc.
The output capacitance Coss of a GaN HEMT nonlinearly
decreases with respect to the increase of vds; as a result, Eqoss
is larger than Eoss at the same Vdc. It is seen from (1) and
(2) that both Eqoss and Eoss are independent of the switching
current and junction temperature; instead, these two capacitive
losses are directly proportional to the number of GaN HEMTs
in parallel, N , and the dc bus voltage Vdc, as indicated in Fig.
1(c). However, for the losses Eon,V I and Eoff,V I , they are
determined by the switching current, junction temperature, and
gate resistance [49].
From Fig. 1(c), it is also seen that the losses Eon,V I and
Eoff,V I are dominant at high load currents. As the load
current decreases, the fixed capacitive losses Eoss and Eqoss
then make up a higher proportion in the total switching loss.
In particular, at medium and low load currents, Eoff is mainly
determined by Eoss due to the small Eoff,V I . This is because
the two-dimensional electron gas (2DEG) conducting channel
of a GaN HEMT can be fast cut off before the voltage of the
nonlinear output capacitance, i.e., vds, rises significantly [52].
B. Derivation of Desynchronizable Paralleling Structure
As seen from Fig. 1(c) and (d), at high currents, more GaN
HEMTs in parallel (i.e., a larger N ) leads to lower switching
and conduction losses; at low currents, however, it results in a
higher switching loss that dominates the total light-load power
loss. In order to reduce the power loss in the whole load range,
it is desired to flexibly adjust the effective number of HEMTs
in parallel based on the load current. It seems sensible to
separately drive the paralleled HEMTs in Fig. 2(a) and to keep
some legs off at light loads. However, this method actually
causes much higher switching losses than a single device or
more in parallel because the effective output capacitance of
the paralleled HEMTs remains but the active HEMTs have to
turn on and turn off at the full load current.
By adding small commutation inductors, i.e., L1, L2, ...,
LN , to the midpoints of the parallelled GaN HEMT half
bridges, we can obtain a desynchronizable paralleling struc-
ture, as shown in Fig. 2(b). It enables both the synchronous and
asynchronous operations for the paralleled HBs. Typically, the
output filter inductance Lo is significantly larger than the com-
mutation inductance, i.e., Lo  Lc = L1 = L2 = ... = LN ,
but still, the commutation inductors can act as part of Lo.
It should be noted that GaN enhancement mode HEMTs do
not have an intrinsic body diode, but the added body diodes in
Fig. 2 are used to facilitate the commutation analysis below.
III. OPERATING PRINCIPLES OF PROPOSED
DESYNCHRONIZABLE PARALLELING STRUCTURE
A. Synchronous Mode
When the load current is high, it is desired to synchronously
switch the paralleled HEMTs such that the conduction and
switching losses can be reduced, as indicated in Fig. 1(c).
The operating waveforms of the desynchronizable parallel-
ing structure in the synchronous mode are shown in Fig. 3.
The N low-side switches SLn, n = 1, 2, ..., N , (the DUTs),
are turned on at 1/N of the load current ILo, which is similar
to the conventional paralleling structure without commutation
inductors. However, the addition of commutation inductors
leads to better transient current sharing characteristics than
the conventional structure, as illustrated below.
The equivalent circuit of the proposed paralleling structure
(cf. Fig. 2(b)) is shown in Fig. 5(a). Considering an ideal
switching process, i.e., both the turn-on and turn-off times
are equal to 0, we can obtain that the midpoint voltages
vn(n = 1, 2, ..., N) is equal to eithor 0 or Vdc.
The commutation inductor currents, iL1, iL2, ..., iLN , can
be decoupled into the common-mode current iCM and the
differential-mode currents iDM1, iDM2, ..., iDMN . By defini-
tion, the common-mode and differential-mode currents can be
obtained as
iCM =
1
N
N∑
n=1
iLn =
ILo
N
(3)

iDM1 = iL1 − iCM
iDM2 = iL2 − iCM
...
iDMN = iLN − iCM
(4)
It is seen from (4) that the real current difference among
the commutation inductors is equal to the difference of their
differential-mode currents. If all the paralleled GaN HEMT
HBs are exactly the same and also they are synchronized, then
iDM1 = iDM2 = ... = iDMN = 0, and iL1 = iL2 = ... =
iLN =
ILo
N , which implies that current sharing can be achieved
for the commutation inductors and the paralleled GaN HEMT
HBs.
In practice, however, the dynamic turn-on/-off speed/timing
mismatch of paralleled GaN HEMTs is inevitable due to
the differences from the gate delay, threshold voltage Vgs,th,
transconductance gfs, junction temperature Tj , gate resistance
Rg , parasitic capacitance, and parasitic inductance [10]. As
a result, the voltages of HB midpoints (v1, v2, ..., vN ) and
those across the commutation inductors (v1O, v2O, ..., vNO)
are misaligned with each other.
In the first step, it is assumed that nld (1 6 nld 6 N−1) of
the N paralleled HBs are leading the remaining N −nld ones
by a time delay of ∆τ . In this case, the midpoint voltages
and the unbalanced inductor currents are shown in Fig. 5(b).
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Fig. 3. Typical waveforms of the desynchronizable paralleling structure of
GaN HEMT half bridges (see Fig. 2(b)) when operating in the synchronous
mode.
L1
LN
iL1
iL2 ILoL2
iLN
... O
...
G
v1 v2 vN
Fig. 4. Equivalent circuit of the proposed paralleling structure with commu-
tation inductors (cf. Fig. 2(b)).
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Fig. 5. (a) Unbalanced commutation inductor currents when nld of the N
midpoint voltages are leading the remaining N − nld ones. (b) Unbalanced
commutation inductor currents when all the N midpoint voltages are out of
phase with each other; ∆τn (n = 1, 2, ..., N − 1) represents the time delay
between vn and vn+1. The maximum time delay among the midpoint volt-
ages and the maximum current imbalance among the commutation inductor
currents are denoted as ∆τ and ∆IL,max, respectively.
The generated differential-mode currents flowing through each
leading leg and each lagging leg can be obtained as{
IDM,ld =
Vdc∆τ
NLc
(N − nld)
IDM,lg = −Vdc∆τNLc nld
(5)
Thus, the maximum current difference between the leading
and lagging legs is obtained as
∆IL,max = |IDM,ld − IDM,lg| = Vdc∆τLc (6)
In a general case, the time delays of the N paralleled
GaN HBs may differ with each other, as shown in Fig. 5(c).
The maximum current difference is between the earliest leg
and the latest leg, i.e., between iL1 and iLN in Fig. 5(c).
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Fig. 6. Unbalanced current waveforms between two commutation inductors
Lm and Ln (m = 1, 2, ..., N , n = 1, 2, ..., N , and m 6= n) when neglecting
or considering the rise and fall time of the midpoint voltages (see Fig. 4): (a)
the midpoint voltages are ideal, i.e., the rise and fall time tr = 0; (b) the
midpoint voltages linearly rise and fall with a transition time of tr (tr > 0);
(c) the midpoint voltages non-linearly rise and fall with a transition time of
tr (tr > 0).
According to (6), the generated current difference between iLn
and iLn+1 (n = 1, 2, ..., N − 1) within the interval [τn, τn+1],
i.e., ∆IL,∆τn , can be obtained as
∆IL,∆τn =
Vdc∆τn
Lc
(7)
The maximum inductor current imbalance ∆IL,max can be
obtained by
∆IL,max =
N−1∑
n=1
∆IL,∆τn =
Vdc∆τ
Lc
(8)
As can be seen, the maximum inductor current imbalance is
independent of N and Nld, but is determined by the maximum
time delay among the N paralleled GaN HEMT legs and the
commutation inductance Lc.
The analysis above is based on the assumption that the
rise and fall time of the midpoint voltages, tr, equals 0. In
practice, however, tr > 0. Neglecting and considering the
rise and fall time tr, the voltage and current waveforms of
two commutation inductors Lm and Ln (m = 1, 2, ..., N ,
n = 1, 2, ..., N , and m 6= n) are shown in Fig. 6. The voltage
vnm represents the difference between two random midpoint
voltages vn and vm, i.e., vnm = vn−vm. ∆iLn,m and ∆iLm,n
denote the current variations of iLn and iLm caused by vnm,
i.e.,
−∆iLm,n = ∆iLn,m = 1
2Lc
∫ te
t0
vnm(t)dt =
1
2Lc
Avnm
(9)
where Avnm represents the volt-second product of vnm during
[t0, te], i.e., the shaded areas in Fig. 6. Regardless of the shape
of the rise and fall edge of midpoint voltage, the shaded
areas in Fig. 6(a), (b) and (c) can be always obtained as
Avnm = Vdc∆τ . Thus, (9) can be expressed as −∆iLm,n =
∆iLn,m =
Vdc∆τ
2Lc
. That is, the resulting current difference
between Lm and Ln, ∆ILmn = |∆iLm,n−∆iLn,m| = Vdc∆τLc ,
is independent of the rise (fall) time and shape of midpoint
voltages. Therefore, the analyses above (tr = 0) also hold true
in practical scenarios where tr > 0.
Compared with the direct parallel where L1, L2, ..., LN
represent parasitic inductances and have small values (e.g., < a
few tens of nH), the proposed paralleling structure with added
commutation inductors is capable of alleviating the current
imbalance among the paralleled GaN HEMT HB legs.
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B. Asynchronous Mode
As the load decreases, fewer effective GaN HEMTs in
parallel lead to lower switching losses, as shown in Fig.
1(c). Hence, it is preferable for the proposed desynchronizable
paralleling structure to operate in an asynchronous mode. In
this asynchronous mode, nld legs are leading the remaining nlg
(nlg = N − nld) ones at their turn-on instants, as shown in
Fig. 7(a). Meanwhile, the nld leading legs are synchronously
gated, and so are the nlg lagging legs. The theoretical midpoint
voltages of these HBs are shown in Fig. 5(b). However, it
should be noted that in this proposed asynchronous mode, the
time delay is much longer than the inevitable small delay in
the synchronous mode.
To simplify the analysis in the asynchronous mode, the nld
leading legs and their corresponding commutation inductors
are lumped into a single leading leg SHa&SLa with a single
commutation inductor La. Likewise, the nlg lagging legs and
their corresponding commutation inductors can be lumped into
SHb&SLb + Lb. The equivalent circuit of Fig. 7(a) is shown
in Fig. 7(b). It is noted that the equivalent output capacitances
of SHa&SLa and SHb&SLb are nldCoss and nlgCoss, respec-
tively; the inductances of La and Lb are Lc/nld and Lc/nlg,
respectively. Thus, the equivalent differential-mode inductance
between the two lumped legs is
LDM = La + Lb =
nld + nlg
nldnlg
Lc (10)
The typical operating waveforms of the proposed paralleling
structure in the asynchronous mode are shown in Fig. 8.
Depending on the polarity of the leading indutor current at
t0, i.e., ILa,t0 (ILa,t0 = ILo − iLb(t0) = ILo − Icir,pk), two
operating cases can be identified in the asynchronous mode:
Case I (ILa,t0 = ILo− Icir,pk > 0, see Fig. 8(a)) and Case II
(ILa,t0 = ILo − Icir,pk < 0, see Fig. 8(b)).
1) Case I: ILa,t0 = ILo − Icir,pk > 0
Considering the parasitic output capacitance of HEMTs,
we can identify ten operation stages for one switching cycle
[t0, t10], as shown in Figs. 8(a) and 9.
Stage 1 [t0, t1] (see Figs. 8(a) and 9(a)): The high-side
switches SHa and SHb have been reversely conducting before
t0. At t0, SHa and SHb are turned off, and thus, their body
diodes begin conducting.
Stage 2 [t1, t2] (see Figs. 8(a) and 9(c)): After the deadtime
td,L, the low-side switch of the leading HB leg, i.e., SLa, is
applied with a turn-on signal. When its gate-source voltage
vgs,SLa rises to the threshold voltage Vgs,th, the channel
of SLa begins to conduct, operating as a voltage-controlled
current source. The drain current ids,SLa rises as the gate
voltage goes up, diverting part of the load current to SLa.
However, the drain-source voltage of SHa is clamped by its
conducting body diode, and thus, the drian-source voltage of
SLa is clamped to the dc-bus voltage Vdc if the loop inductance
is neglected.
Stage 3 [t2, t3] (see Figs. 8(a) and 9(d)): Once the current
ids,SLa reaches iLa, (iLa = ILo − iLb), it means that the
current flowing through the body diode of SHa falls to zero;
then the output capacitor of SHa, i.e., Coss,SHa(Coss,SHa =
nldCoss) begins to be charged. The current ids,SLa is the
sum of the inductor current iLa and the current charging
Coss,SHa, thereby generating a current bump. The current
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SLN
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Lumped 
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Fig. 7. (a) Diagram of the proposed desynchronizable paralleling structure
of N GaN HEMT HBs when operating in the asynchronous mode, and nld
legs are leading the remaining nlg(nlg = N − nld) ones at their turn-on
instants. (b) Equivalent circuit of Fig. 7(a) where the nld leading legs and
nlg lagging legs are lumped into the leg SHa&SLa, and the leg SHb&SLb,
respectively. The lumped inductors La = Lc/nld and Lb = Lc/nlg .
bump (as shaded in Fig. 8(a)) corresponds to the charge stored
in Coss,SHa, i.e., nldQoss =
∫ Vdc
0
Coss,SHa(vds)dvds =
nld
∫ Vdc
0
Coss(vds)dvds. In this stage, the output capacitor of
SLa, i.e., Coss,SLa(Coss,SLa = nldCoss), is self discharging
via its 2DEG, leading to a decreasing Vds,SLa and an energy
loss nldEoss, as indicated by the light blue dashed line in Fig.
9(d). It should be noted that the energy loss nldEoss is stored
during last turn-off event and is included in the measured turn-
off energy loss.
Stage 4 [t3, t4] (see Figs. 8(a) and 9(e)): At t3, Coss,SHa
and Coss,SLa are fully charged to Vdc and discharged to 0,
respectively, which means that SLa is fully turned on and
SHa is fully turned off. Then, the negative midpoint voltage
vab = −Vdc drives the circulating current iLb to decrease.
That is, during the interval of [t3, t4], the energy stored in the
commutation inductor Lb is delivered to the dc source Vdc.
The decrease of iLb follows
iLb(t) = iLb(t3)− VdcLDM (t− t3)
= iLb(t3)− nldnlgVdc(nld+nlg)Lc (t− t3)
≈ Icir,pk − nldnlgVdc(nld+nlg)Lc (t− t3)
(11)
where Icir,pk represents the peak value of the circulating
current iLb. From (11), we can obtain the time between t3
and t4 as
∆t34 = t4 − t3 ≈ Icir,pk
Vdc
(nld + nlg)Lc
nldnlg
(12)
It is also noted that during the interval [t1, t4], the cir-
culating current iLb remains freewheeling through SHb, and
thus, the states of the lagging-leg switches SHb-SLb keep
unchanged.
Stage 5 [t4, t5] (see Figs. 8(a) and 9(f)): The circulating
current iLb falls to 0 at t4, after which the output capacitors
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Fig. 8. Typical waveforms of the proposed desynchronizable paralleling
structure of GaN HEMT half bridges (see Fig. 7(b)) when operating in the
asynchronous mode. (a) Case I: ILa,t0 = ILo − Icir,pk > 0. (b) Case II:
ILa,t0 = ILo − Icir,pk < 0. The load current ILo is regarded as constant
over a switching cycle. It is the voltage difference between the midpoints
of HB legs, i.e., vab in Fig. 7(b), that causes a circulating current flowing
through the commutation inductors in this asynchronous mode.
Coss,SHb&Coss,SLb begin to transfer charge through the com-
mutation inductors La&Lb under the excitation of Vdc, setting
at t5 with Coss,SHb charged to Vdc and Coss,SLb discharged
to 0. Assuming there is no resistive energy loss during [t4, t5],
then according to the law of conservation of energy, we have
LDM [(iLb(t5))]
2
2
=
(nld + nlg)Lc
nldnlg
I2cir,pk
2
= nlgVdcQoss
(13)
where the peak value of the circulating current iLb, i.e., Icir,pk,
can be obtained as
Icir,pk = −iLb(t5) =
√
2nldn2lgVdcQoss
(nld + nlg)Lc
(14)
The output capacitance of a GaN HEMT is strongly de-
pendent on its drain-source voltage. Due to this dependency,
the shape of iLb is almost trapezoidal during [t4, t5]. In
[43], [53], the highly nonlinear output capacitance Coss is
further idealized, i.e., Coss is assumed as extremely large
at low voltages and extremely small at high voltages; thus,
a Qoss-based time model is proposed for power MOSFETs
and HEMTs [43], [53]. According to this model, the total
accumulated charge of iLb over [t4, t5] is 2nlgQoss, and the
trapezoidal current iLb reaches it vertex when the accumulated
charge equals nlgQoss. Thus, we can obtain the time between
t4 and t5, i.e.,
∆t45 = t5 − t4 = 2nlgQoss
Icir,pk
+
nlgQoss
Icir,pk
=
3nlgQoss
Icir,pk
(15)
Stage 6 [t5, t6] (see Figs. 8(a) and 9(g)): After t5, the body
diode of SLb begins conducting the circulating current iLb.
Subsequently, applying a turn-on gate signal to SLb enable it
to achieve the ZVS-on, thereby minimizing its switching loss.
During the interval [t5, t6], both the load current ILo and the
small circulating current iLb are flowing through SLa.
Stage 7 [t6, t7] (see Figs. 8(a) and 9(h)): At t6, the turn-off
gate signals of the low-side switches SLa&SLb are applied.
SLa is then switched off at t7. During this interval, Coss,SLa
is charged to Vdc and thus stores energy of Eoss. However,
it should be noted that this energy of Eoss is not dissipated
until next turn-on interval [t2, t3] (see the light blue dashed
line in Fig. 9(d)). During the whole interval [t6, t7], the body
diode of SLb conducts the negative circulating current iLb, and
therefore, SLb has not truly turned off.
Stage 8 [t7, t8] (see Figs. 8(a) and 9(i)): The output capaci-
tors Coss,SLa and Coss,SHa are respectively fully charged and
discharged at t7, after which the body diode of SHa begins
to conduct. Therefore, SHa is able to achieve the ZVS-on
if the turn-on signal is applied subsequently. Meanwhile, the
differential voltage vab is equal to Vdc, causing the circulating
current iLb to linearly increase as
iLb(t) = iLb(t7) +
Vdc
La+Lb
(t− t7)
= iLb(t7) +
nldnlgVdc
(nld+nlg)Lc
(t− t7)
(16)
From (16), we can obtain the time between t7 and t8 as
∆t78 = t8 − t7 = iLb(t7)Vdc
(nld+nlg)Lc
nldnlg
≈ − tsw,H2 + Icir,pkVdc
(nld+nlg)Lc
nldnlg
(17)
Stage 9 [t8, t9] (see Figs. 8(a) and 9(j)): At t8, the circulating
current iLb reaches 0, and thus, the output capacitors Coss,Hb
and Coss,Lb begin transfer charge through the commutation
inductors La and Lb under the excitation of Vdc, setting at t9
with Coss,Hb discharged to 0 and Coss,Lb charged to Vdc. As
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Fig. 9. Equivalent circuits of paralleled GaN HEMT half bridges operating (see Fig. 7(b)) in the asynchronous mode. The purple and blue loops represent
the load current ILo and the circulating current iLb, respectively. The lumped inductors La = Lc/nld and Lb = Lc/nlg ; the lumped output capacitors
Coss,SHa = nldCoss, Coss,SLa = nldCoss, Coss,SHb = nlgCoss, and Coss,SLb = nlgCoss.
with the interval [t4, t5], neglecting the resistive energy loss
during [t8, t9] yields
LDM [(iLb(t9))]
2
2
=
(nld + nlg)Lc
nldnlg
I2cir,pk
2
= nlgVdcQoss
(18)
From (18), we have
iLb(t9) = −iLb(t5) = Icir,pk =
√
2nldn2lgVdcQoss
(nld + nlg)Lc
(19)
As with the interval [t4, t5], the time between t8 and t9 can
be derived as
∆t89 = t9 − t8 = 2nlgQoss
Icir,pk
+
nlgQoss
Icir,pk
=
3nlgQoss
Icir,pk
(20)
From (12),(15),(17) and (20), we have ∆t78 = ∆t34 and
∆t89 = ∆t45.
Stage 10 [t9, t10] (see Figs. 8(a) and 9(k)): After t9, the
body diode of SHb conducts, and thus, SHb is able to achieve
ZVS-on by being applied with a turn-on gate signal. During
the interval [t9, t10], the drain-source current of SHa is lower
than the load current, i.e., −ids,SHa = iLa = ILo − iLb.
A brief summary of the asynchronous operation in Case I
can be drawn, as follows:
• The leading lower switch SLa is hard switched-on at a
current lower than the load current, i.e., at ILa,t0 = ILo−
Icir,pk > 0;
• The lagging lower switch SLb is able to achieve the
ZVS-on, and thus its switching loss can be eliminated
compared with the synchronous operation.
2) Case II: ILa,t0 = ILo − Icir,pk < 0
As the load current ILo further decreases, the leading
inductor current at t0, ILa,t0, will become negative, i.e.,
ILa,t0 = ILo − Icir,pk < 0. This case is termed as Case II
in which the operating process of the proposed paralleling
structure is the same as that in Case I except for intervals [t9,
t10] and [t0, t1], as shown in Figs. 8(b), 9(b) and 9(l).
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Fig. 10. Calculated RMS current of each commutation inductor with different
inductances and duty cycles. The GS66508T GaN HEMT is selected, and its
output charge Qoss at vds = 400 V is 57 nC [5]. The number of HBs in
parallel N = 2, the dc bus voltage Vdc = 400 V, the switching frequency
fs = 200 kHz, and the load current ILo = 10 A.
N = 2, 
nlg = 1
N = 3, 
nlg = 1
N = 4, 
nlg = 1
N = 3, nlg = 2
N = 4, nlg = 2
N = 4, nlg = 3
(3.3 mH, 2.63 A)
Case I: 
ILo ≥ Icir,pk 
Case II: 
ILo < Icir,pk 
Fig. 11. Calculated peak circulating current Icir,pk (eq.(14)) with respect to
the commutation inductance Lc at different numbers of devices in parallel N ,
and different numbers of lagging devices nlg . The dc bus voltage Vdc = 400
V. The GS66508T GaN HEMT is selected, and its output charge Qoss at
vds = 400 V is 57 nC. The paralleled HB legs operate in Case I and Case
II when the load current ILo > Icir,pk and ILo < Icir,pk , respectively.
As with Case I, due to the delay between the leading
and lagging legs and the commutation inductors La&Lb, a
circulating current iLb with a peak value of Icir,pk (14) can
be also generated in Case II. Thus, the lagging switches are
able to achieve the ZVS-on, leading to minimized switching
losses. For the turn-on of the leading switch SLa, the operating
principle in Case II is different from that in Case I, as
illustrated below.
Before t0, the lagging upper switch SHb is reversely con-
ducting due to the positive circulating current iLb. For the
leading inductor current iLa, however, it is negative, i.e.,
iLa = ILo − iLb < 0, which means that a positive current
−iLa is flowing through the leading upper switch SHa during
[t9, t10], as shown in Fig. 9(l). At t0, turn-off gate signals are
applied to cut off the channels of SHa and SHb. Thus, the body
diode of SHb is conducting during [t0, t1]. For the leading
upper switch SHa, however, its channel current is diverted
to the output capacitors Coss,Ha and Coss,La, as shown in
Fig. 9(b). That is, the two output capacitors Coss,Ha and
Coss,La begin transferring charge through the commutation
(a)
(b)
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Case I
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II
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Case ICase II
Fig. 12. Calculated time delays (a) tdl,L (eq.(28)) and (b) tdl,H (eq.(29))
with respect to the load current ILo at different commutation inductances Lc,
numbers of devices in parallel N , and numbers of lagging devices nlg . The
dc bus voltage Vdc = 400 V, and the output charge Qoss = 57 nC.
inductors La&Lb under the excitation of Vdc. During this
interval [t0, t1] in Case II, the inductor currents iLa and
iLb decrease in magnitude; the drain-source voltages of the
leading leg switches vds,SHa and vds,SLa rises and decreases,
respectively. This interval terminates at t1 when iLa reaches
0, i.e., iLa(t1) = ILo − iLb(t1) = 0.
If vds,SHa increases to Vdc and vds,SLa decreases to 0 at
t1, then the leading lower switch SLa is able to achieve the
ZVS-on. If vds,SLa decreases but not to 0 when iLa reaches 0,
then SLa is only able to achieve the incomplete zero-voltage
switching (iZVS) ON [54].
Assuming vds,SLa decreases to 0 at t1 when iLa reaches 0,
then according to the law of conservation of energy, we have
VdcnldQoss =
1
2
LDM (ILo − Icir,pk)2 (21)
Substituting (14) into (21) yields the critical load current
below which the leading lower switch SLa can achieve the
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ZVS-on, i.e.,
ILo,cri = Icir,pk −
√
2VdcnldQoss
LDM
=
√
2nldn2lgVdcQoss
(nld+nlg)Lc
−
√
2Vdcn2ldnlgQoss
(nld+nlg)Lc
=
(√
nlg −√nld
)√ 2nldnlgVdcQoss
(nld+nlg)Lc
(22)
Based on (22), we can conclude:
• In the scenario of nlg > nld, the critical load current
ILo,cri > 0. It implies that switch SLa is able to achieve
the ZVS-on when the load current satisfies 0 6 ILo 6
ILo,cri, and achieve the iZVS-on [54] when ILo,cri <
ILo < Icir,pk.
• If nlg < nld, then ILo,cri < 0. It means that switch SLa
is not able to achieve the ZVS-on under the condition of
ILo > 0; however, it still can achieve the iZVS-on when
0 6 ILo < Icir,pk.
In Case II, the time durations ∆t45, ∆t78, and ∆t89 still
follow (15), (17), and (20), respectively. For ∆t34, however,
it has different expressions in both cases. In Case II, ∆t34
becomes load-current-dependent and it follows
∆t34 =
ILo
Vdc
(nld + nlg)Lc
nldnlg
(23)
In both Case I and Case II, the peak circulating current
Icir,pk can be expressed by (14). Fig. 11 shows the curves
of the peak circulating current Icir,pk with respect to the
commutation inductance Lc at different numbers of paralleled
devices N and different numbers of lagging devices nlg. As
can be seen from (14) and Fig. 11, the peak circulating current
Icir,pk is independent of the load current ILo. Instead, it is
determined by the commutation inductance Lc, the number of
devices in parallel N , and the number of lagging devices nlg.
The more devices in parallel and the more lagging devices,
the higher the peak circulating current. Moreover, it is seen
that Icir,pk decreases with the increase of Lc; thus, the region
of operating in Case II (ILo < Icir,pk) becomes smaller.
C. Comparison Between Synchronous and Asynchronous
Modes
1) Soft-Switching
As analyzed in Section III, when the load current ILo is
positive, all the high-side switches SHn can achieve the ZVS-
on in both the synchronous and asynchronous modes. For
the low-side switches, i.e., the DUTs, they can be turned
on under soft or hard conditions depending on the operation
modes and cases, as summarized in Table I. Specifically, in
the synchronous mode, all the DUTs are hard switched; in
the asynchronous mode, the leading DUT SLa is turned on
under HS and iZVS in Case I and Case II, respectively.
By contrast, the lagging DUT SLb always achieves the ZVS
in the asynchronous mode. Compared with the synchronous
operation, the asynchronous mode leads to a reduced number
of hard-switched GaN HEMTs, and therefore, it enables to
decrease the switching loss.
It is noted that when the direction of the load current
is reversed, i.e., ILo < 0, the soft-switching conditions of
SHa&SHb and SLa&SLb will be swapped.
TABLE I
SOFT-SWITCHING OF SWITCHES IN DIFFERENT OPERATION MODES
Modes and Cases DUTs SHa SHbSLa SLb
Synchronous mode HS HS ZVS ZVS
Asynchronous mode Case I HS ZVS ZVS ZVSCase II iZVS ZVS ZVS ZVS
2) dv/dt of Common-Mode Voltage vO
As mentioned in Section II-B, the commutation inductance
Lc is negligible compared with the output filter inductance Lo,
i.e., Lc  Lo, the output (common-mode) voltage of the N
paralleled HBs (see Figs. 2(b), 4 and 7) is the average of the
N midpoint voltages, i.e.,
vO =
1
N
N∑
n=1
vn (24)
The waveforms of vO in the synchronous and asynchronous
modes are shown in Figs. 3 and 8, respectively. In the
synchronous mode, the common-mode voltage vO is identical
to the drain-source voltage of the low-side switches. The high-
side switches achieve the ZVS-on, leading to a slow rise time
([t4, t5]) for vds,SLn. Therefore, the maximum dv/dt of vO in
the synchronous mode is determined by the hard-switching-on
of the low-side switches, i.e., during [t2, t3] in Fig. 3.
In the asynchronous mode, the common-mode voltage vO
is the average of vds,SLa and vds,SLb which, however, are
not in phase with each other. As a result, the edges of vO
are expanded to three or four intervals, i.e., [t2, t3] ([t0, t2]
and [t2, t3] in Case II), [t3, t4] and [t4, t5] for the falling
edge, and [t6, t7], [t7, t8] and [t8, t9] for the rising edge, as
shown in Fig. 8. The maximum dv/dt of vO in this mode is
determined by the hard-switching interval [t2, t3] during which
the leading low-side switch SLa is being hard turned on, but
the lagging low-side switch SLb is kept off. Thus, the dv/dt
of vO during [t2, t3] is halved compared with the synchronous
mode. During other switching intervals, i.e., [t0, t1] (Case II),
[t4, t5], [t6, t7] and [t8, t9], it still holds true that only one
of the two lumped HBs (see Figs. 7(b) and 8) is being turn-
on under ZVS. Hence, the dv/dt of vO in these switching
intervals can be significantly reduced, leading to alleviated
electromagnetic interference (EMI).
3) RMS Current and Peak-to-Peak Magnetic Flux Density of
Commutation Inductors
i) Root-Mean-Square (RMS) Current:
The RMS currents of commutation inductors in the syn-
chronous and asynchronous modes are obtained and shown
in (31)-(33) in the Appendix. Fig. 10 shows the calculated
RMS currents of commutation inductors with respect to the
duty cycle and commutation inductance in both the syn-
chronous and asynchronous modes. It is seen that the RMS
current in the asynchronous mode is always higher than that
in the asynchronous mode. This means that the proposed
asynchronous operation results in higher conduction loss than
the synchronous mode.
ii) Peak-to-Peak Magnetic Flux Density ∆B:
When operating in the asynchronous mode, the current rip-
ple of commutation inductors can be approximated as 2Icir,pk,
as shown in Fig. 8. The resulting peak-to-peak magnetic flux
density of commutation inductors can be obtained as
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∆B = Lc
2Icir,pk
ntAe
(25)
where nt and Ae represent the number of turns and the
effective cross-sectional area of a commutation inductor, re-
spectively.
Substituting (14) to (25) yields
∆B = 2
√
µrµ0
Ve
√
2nldn2lgVdcQoss
nld + nlg
(26)
where the constant µ0 is the permeability of free space,
µr represents the relative permeability of the used magnetic
core material, and Ve denotes the effective magnetic core
volume of a commutation inductor. It is seen that the flux
density swing ∆B is proportional to the square root of the
relative permeability µr. According to Steinmetz’s equation,
the magnetic core loss is positively related to ∆B [55].
Therefore, from the perspective of core loss reduction, low-
permeability core materials should be used and/or air gaps
should be inserted.
When operating in the synchronous mode, the current ripple
of commutation inductors is determined by the load current,
i.e., ∆ILc = ∆ILo/N , which is relatively small. Therefore, the
magnetic flux density fluctuation ∆B (∆B = Lc∆ILoNntAe ) is also
low, leading to low core loss. Nevertheless, the synchronous
mode is activated when the load current is high, and this means
that the commutation inductors need to withstand a DC current
of ILo/N . To avoid magnetic saturation in the synchronous
mode, it is also desired to use low-permeability core material
or insert an air gap.
It is noted that the commutation inductors can be inversely-
coupled to increase the differential-mode inductance, decrease
the common-mode inductance, and lower the core loss in the
synchronous mode.
IV. DESIGN GUIDELINES AND THERMAL BALANCING
SCHEME OF PROPOSED PARALLELING STRUCTURE
A. Design Guidelines
1) Number of GaN HEMT HB Legs in Parallel N
As aforementioned, the synchronous and asynchronous
modes are selected at heavy and light loads, respectively. The
number of paralleled GaN HEMTs, N , should be determined
based on the maximum power loss and highest junction tem-
perature of devices at the rated full power in the synchronous
mode.
2) Commutation Inductors
i) Commutation Inductance Lc:
In the synchronous mode, the commutation inductors
L1, L2, ..., LN (see Fig. 2(b)) are able to help the paral-
leled devices achieve better dynamic current sharing under
parameter mismatches of HEMTs. The maximum inductor
or HEMT current imbalance ∆IL,max is a function of the
dc voltage Vdc, the maximum gating time delay ∆τ and
the commutation inductance (8). The higher the commutation
inductance, the smaller the current imbalance. When operating
in the asynchronous mode, a higher Lc results in a lower
circulating current peak Icir,pk (see (14) and Fig. 11), which
is beneficial to the conduction loss reduction.
On the other hand, a higher commutation inductance results
in higher inductor volume. Therefore, a trade-off among
dynamic current sharing, conduction loss and inductor size
should be made when selecting Lc.
ii) Bandwidth Requirement:
Bandwidth 1 BWLc,1: Neglecting the short turn-on and
turn-off times of GaN HEMTs, the maximum rise and fall
times of the commutation inductor currents are equal to the
time delays tdl,L and tdl,H which depend on multiple param-
eters, as shown in Fig. 12. When the commutation inductance
Lc ≥ 1µH, the rise and fall times of iLa and iLb are above 50
ns which correspond to a bandwidth of BWLc,1 = 0.35tr = 7
MHz [58]. This means that in order to implement the proposed
asynchronous operation, the commutation inductors need to
maintain the desired inductance Lc at 7 MHz or above.
Bandwidth 2 BWLc,2: As mentioned in Section III-A, the
commutation inductors are used also to alleviate the current
imbalance between the paralleled HBs in the synchronous
mode. The current mismatch is caused by the differential-mode
voltage vab = va−vb whose bandwidth is not higher than that
of va (i.e., vds,SLa) or vb (i.e., vds,SLb). Therefore, the rise or
fall times of vds,SLa and vds,SLb can be used to calculate the
maximum bandwidth of the commutation inductors required
to alleviate current imbalance in (8). Assume that the rise time
of drain-source voltage of a 650-V GaN HEMT with a 400-
V dc bus voltage is 10 ns, then the corresponding bandwidth
BWLc,2 =
0.35
10 ns = 35 MHz.
If the maximum delay between the midpoint voltages is 5
ns, and the allowed maximum current imbalance is 1 A, then
based on (8), the required commutation inductance at 35 MHz
is
Lc@35MHz =
400 V × 5 ns
1 A
= 2 µH (27)
Therefore, the commutation inductors are required to main-
tain an inductance of Lc (e.g., 3.3 µH) at BWLc,1, and also
have an inductance over Lc@35MHz = 2µH at BWLc,2.
iii) Core Material Selection:
As discussed above, the required maximum bandwidth of
commutation inductors is determined by BWLc,2 which can
be as high as 35 MHz for paralleling the GS66508T GaN
HEMTs. To have a desired inductance at 35 MHz, the relative
permeability of used magnetic cores should be high (e.g., >
50 [31]) so that the inductor size can be reduced.
In the meanwhile, it is seen from Figs. 3 and 8 that the
commutation inductors are excited at the switching frequency
fs; thea core loss is generated at fs as well. Therefore, the
selected core material should also feature low core loss at
the switching frequency fs. If the switching frequency fs ≥
50 kHz, then high-frequency Mn-Zn Ferrite materials can be
selected due to their low cost and low power loss density
over other materials, e.g., iron powder, nanocrystalline, and
amorphous [59].
3) Time Delays tdl,L&tdl,H in Asynchronous Mode
As seen in Fig. 8, in the asynchronous mode, the turn-on
instants of the lagging leg switches SHb&SLb are delayed by
tdl,L&tdl,H with respect to the leading leg SHa&SLa. Based
on the analysis in Section III-B, we can obtain the time delays
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TABLE II
COMPARISON BETWEEN THE PROPOSED DESYNCHRONIZABLE PARALLELING SCHEME AND THE CCM/TCM MULTIPHASE INTERLEAVING TECHNIQUES
CCM multiphase interleaving
[35], [56], [57]
TCM multiphase interleaving
[43]–[45]
Proposed desynchronizable
paralleling scheme
Phase shift
Switching frequency dependent
1
Nfs
Switching frequency dependent
1
Nfs
Independent of switching frequency
Synchronous mode: 0
Asynchronous mode: Eqs.(28) and (29)
(cf. Fig. 12)
Switching frequency Fixed or variable VariableHigh switching frequency at light loads Flexible: fixed or variable
Required inductance
Large
Switching frequency dependent
e.g., 1.6 mH × 2, fs = 65 kHz,
Pmax = 600 W [56]
3.32 mH × 6, fs = 10 kHz,
Pmax = 4 kW [57]
1.16 mH × 2, fs = 3.6 kHz,
Pmax = 260 kW [35]
Medium
Switching frequency dependent
e.g., 150 µH × 3, fs = 100-470 kHz,
Pmax = 400 W [43]
180 µH × 3, fs = 30-130 kHz,
Pmax = 1 kW [44]
430 µH × 3, fs = 6-25 kHz,
Pmax= 20 kW [45]
Small
Independent of switching frequency
e.g., 3.3 µH × 2 in this paper
Note: the external filter inductance
depends on application
Integration difficulty of
inductors with switches High due to large inductance High due to large inductance Low due to small inductance
Generality
Low
The interleaved inductors interact
with the output filter
Low
The interleaved inductors interact
with the output filter
High
The commutation inductors have a low
impact on the output filter
Steady-state current
imbalance among inductors High Medium
Low (the synchronous mode is activated
at heavy loads)
Inductor current sensor and
current balancing scheme Needed Needed Not needed
Implementation complexity Low
High
• High-speed zero current detection
(ZCD) needed
• Accurate timing for ZVS realization
Low
A look-up table needed to select
the asynchronous or synchronous mode
RMS current at full load Low High Low (the synchronous mode is activatedat heavy loads)
Soft-switching in Boost mode • High-side switches: ZVS• Low-side switches: HS
• High-side switches: ZVS
• Low-side switches: ZVS
• High-side switches: ZVS
• Low-side switches:
◦ Asynchronous mode
Leading switches: HS or iZVS
Lagging switches: ZVS
◦ Synchronous mode: HS
as
tdl,L = tsw,L + ∆t34 + ∆t45
= tsw,L +
 5
√
NQossLc
2(N−nlg)Vdc , Case I
3
√
NQossLc
2(N−nlg)Vdc +
ILoNLc
nlg(N−nlg)Vdc , Case II
(28)
tdl,H = ∆t78 + ∆t89 = − tsw,H
2
+ 5
√
NQossLc
2(N − nlg)Vdc (29)
where the switching times of SLa and SHa, i.e., tsw,L and
tsw,H , depend on many factors, e.g., the gate resistance, turn-
on current, number of HEMTs turned on nld. Nevertheless, the
turn-on time of a 650-V GS66508/16 GaN HEMT is normally
less than 10-20 ns [5], [50], [51], [60] which is short compared
to the other times ∆t34, ∆t45, ∆t78, and ∆t89. Therefore, in
practice, a conservative fixed value, e.g., 20 ns, can be assigned
to tsw,L and tsw,H .
Fig. 12 shows the calculated theoretical time delays tdl,L
and tdl,H with respect to multiple parameters, i.e., the load
current ILo, the commutation inductance Lc, the number of
devices in parallel N , and the number of lagging devices nlg.
As one can see, both time delays tdl,L and tdl,H are affected
by the three parameters Lc, N , and nlg. For the load current
ILo, however, it has different impacts on the time delays tdl,L
and tdl,H in Case I and Case II of the asynchronous mode.
Specifically, in Case I, the load current ILo has no impact on
both time delays tdl,L and tdl,H . In Case II, ILo still does not
affect tdl,H , but influences tdl,L; the time delay tdl,L linearly
falls with the decrease of ILo.
The proposed desynchronizable control scheme can be
applied to any converter topologies consisting of multiple
paralleled HBs. The implementation diagram is shown in Fig.
13(a). In addition to the main control and modulation blocks of
a specific converter, this desynchronizable paralleling scheme
also requires blocks to select the operation mode and to deter-
mine the time delays based on the dc-bus voltage Vdc and the
load current ILo. Specifically, the efficiency performance of
the converter should be evaluated or tested in the synchronous
and asynchronous modes, leading to a lookup table (LUT) for
selecting an efficiency optimal mode. Then, (28) and (29) can
be used to calculate or look up the time delays for the lagging
low-side and high-side switches, respectively. Furthermore, the
leading and lagging legs are swapped with each other in order
to achieve balanced thermal performance, as detailed below.
B. Thermal Balancing Scheme for Paralleled GaN HEMTs
As aforementioned in Section III-A, the added commutation
inductors enable the paralleled HEMTs to have a better current
sharing capability in the synchronous mode; thus, the power
losses and thermal stresses of the paralleled devices can be
balanced as well.
When operating in the asynchronous mode, however, the
leading and lagging legs do not share the same thermal stress
because they have different power losses. The lagging lower
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(a)
Main control
Select mode: Async. or Sync.
LUT
Determine delay tdl,L&tdl,H
Async.: LUT or eqs. (28)&(29)
Sync.:   0
Modulation
Delay
Signal
Swapping
&
Gate 
Drivers
Vdc
ILo
SHa
SLa
SHb
SLb
t 
t 
SLa SHa
SLb SHb
SHb&SLb lag SHa&SLa SHa&SLa lag SHb&SLb SHb&SLb lag SHa&SLa
...
...
...
...
...
...
(b)
tdl,H
tdl,L
Fig. 13. (a) Block diagram of implementation of the proposed desynchro-
nizable control scheme. (b) Gate signals of the paralleled GaN HEMT legs
with an alternating delay scheme to balance the thermal stress between the
paralleled legs.
HEMT achieves the ZVS-on and conducts the small circulating
current, whereas the leading counterpart is hard-switched and
meanwhile, has a higher RMS current. Therefore, the leading
device suffers from a severer thermal stress. In order to
achieve a balanced thermal stress between the leading and
lagging DUTs, an alternating delay scheme is proposed for the
paralleling structure operating in the asynchronous mode, as
shown in Fig. 13(a) and (b). One of the two legs SLa&SHa and
SLb&SHb lags the other alternately. Thus, both legs generate
the same power loss and are able to share the same junction
temperature under the premise of having the identical thermal
resistance.
C. Comparison With CCM/TCM Multiphase Interleaving
A comparison between the proposed desynchronizable
paralleling scheme and the continuous-conduction-mode
(CCM)/TCM multiphase interleaving techniques is shown in
Table II. In the multiphase interleaving techniques, the phase
shift is equal to 1Nfs which is switching frequency dependent,
and is much larger than the small delay (e.g., 98 ns in Fig.
12) required by the proposed paralleling scheme. Therefore,
both the CCM and TCM multiphase interleaving techniques
need high inductance in order to limit the circulating current
among phases. The large inductance significantly increases
the difficulty for the inductors to be integrated with power
switches in modules. By contrast, the small inductance in
the proposed scheme has a low impact on the output filter,
which implies that this scheme is of higher generality, and
the commutation inductors can be potentially integrated in a
power module.
Steady-state current imbalance among the multiphase in-
ductors is inevitable due to small mismatches in the timing
of switching signals, differing switching characteristics of
semiconductor devices, and unequal inductor impedances [35],
[47], [61]. Therefore, current balancing schemes are required
in the CCM and TCM multiphase interleaved converters [35],
[45], [62]. Although all the switches can achieve the ZVS in
TCM converters, they have to suffer from high RMS currents,
high conduction loss and high magnetic loss at high currents.
Therefore, this technique is seldom used in applications over
50 kW. Another issue with the TCM multiphase interleaving
DSP 
control 
board
GaN HEMT 
HB board 1
DC bus 
capacitors
Coaxial 
shunt 1
Coaxial 
shunt 2
GaN HEMT 
HB board 2 
on the back
SLa
SHa
Lb
La
Fig. 14. Photo of the developed multi-pulse tester of two parallel-connected
half bridges with GaN SystemsTM GS66508T HEMTs. The test bench
employs a high bandwidth oscilloscope (MSO64/Tektronix, 1 GHz) to process
and display the measured data. High bandwidth current shunts (SDN-414-
10/T&M Research, 2 GHz) are used to measure the drain-source currents by
means of coaxial cables whereas the drain-source voltages are measured with
high-voltage passive probes (PHV 1000/PMK, 400 MHz).
TABLE III
PARAMETERS OF OSCILLOSCOPE AND PROBES USED IN TESTS
Description Type Bandwidth
Oscilloscope Tektronix MSO64 1 GHz
1-kV voltage probe for Vds PMK PHV 1000 400 MHz
300-V voltage probe for Vgs Tektronix TPP1000 1 GHz
Coaxial shunt for Ids T&M SDN-414-10 2 GHz
Current probe for inductor currents Agilent N2783B 100 MHz
is its high implementation complexity owing to the require-
ments of high-speed zero current detection (ZCD) circuit and
accurate timing for ZVS [30], [46], [47]. By comparison,
it is relatively easier for the CCM multiphase interleaving
and the proposed desynchronizable paralleling scheme to be
implemented.
When operating at light loads, phase-shedding can be ap-
plied to CCM multiphase interleaved converters [21]; some
phases are shut down, and thus, only part of the switches
are hard-switched at the load current, leading to reduced
switching loss. By contrast, the proposed asynchronous control
scheme enables the remaining switches to turn on at a current
lower than the load or even to achieve the iZVS; therefore,
the switching loss can be further reduced with the proposed
asynchronous control, as shown in Fig. 17.
V. EXPERIMENTAL VALIDATION
To verify the advantages of the proposed desynchronized
paralleling scheme on the light-load switching loss reduction,
multi-pulse tests and continuous Boost dc-dc operation of two
parallel-connected GS66508T GaN HEMT HB legs (i.e., N =
2) are conducted.
A. Multi-Pulse Tests
A multi-pulse tester of two parallel-connected half bridges
has been developed based on GaN SystemsTM GS66508T
HEMTs, as shown in Fig. 14. The commutation inductors
L1 and L2 (see Figs. 7(b) and 14) are implemented with
Coilcraft VER2923-332KL (3.3 µH) devices. Each HEMT has
an independent gate driver, and thus, this tester allows for
the operation of either a single HB or two parallel-connected
HBs. Also, both the synchronous and asynchronous modes are
achieved with the TMS320F28379D digital signal processor
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ids,SLa (10 A/div)
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vds,SLb×ids,SLb (5 kW/div) Time (4 s/div) Time (10 ns/div)
vds,SLb (200 V/div)
vds,SLa (200 V/div)
vds,SLa×ids,SLa (5 kW/div)
vds,SLb×ids,SLb (5 kW/div)
ids,SLb (10 A/div)
ids,SLa (10 A/div)
0.7 A
vds,SLb (200 V/div)
vds,SLa (200 V/div)
ids,SLb (10 A/div)
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vds,SLa×ids,SLa (5 kW/div)
vds,SLb×ids,SLb (5 kW/div) Time (4 s/div) Time (8 ns/div)
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vds,SLa×ids,SLa (5 kW/div)
vds,SLb×ids,SLb (5 kW/div)
ids,SLb (10 A/div)
ids,SLa (10 A/div)
6.5 A
(b)
(a)
Fig. 15. Tested current balancing performance of two parallel-connected GS66508T GaN HEMT HB legs (a) with and (b) without commutation inductors.
The dc bus voltage Vdc = 400 V, and the turn-on of SLb is leading that of SLa by 3.5 ns that is caused by the mismatches of gate driver propagation delay,
threshold voltage, transconductance, loop inductance, and etc.
(DSP) control board. For high accuracy, a 1-GHz oscilloscope
and 400-MHz deskewed voltage probes were used in tests
along with 0.1-Ω coaxial current shunts, as shown in Table
III.
The experimental waveforms of the two paralleled GaN
HEMT HB legs with commutation inductors (see Fig. 7(b)) in
the synchronous mode are shown in Fig. 15(a). Theoretically,
the paralleled devices behave simultaneously. In practice,
however, a 3.5-ns delay occurs at the turn-on instants of
the HEMTs due to the aforementioned mismatches. With the
help of the added commutation inductors, the turn-on current
peaks and turn-on energy losses of the HEMTs are close
with each other. From Fig. 15(a), it is seen that the peak
current and turn-on energy loss differences are 0.7 A and
61.63µJ− 52.11µJ = 9.52µJ, respectively. These differences
represent small percentages of the load current and the total
turn-on energy loss, i.e., 0.7 A34 A = 2% and
9.52µJ
(52.11+61.63)µJ =
8.36%, respectively. By contrast, in the case of direct parallel
of GaN HEMTs (i.e., without the commutation inductors
added), significant current imbalance ( 6.5 A34 A = 19.1%) and
turn-on energy loss difference ( (85.31−37.21)µJ(85.31+37.21)µJ = 39.3%) will
occur, as shown in Fig. Fig. 15(b).
The experimental waveforms of the paralleled GaN HEMTs
in the asynchronous mode at Vdc = 400 V are shown in Fig.
16. It is seen that SLb is controlled to lag SLa at their turn-
on instants. As a result, a circulating current iLb of 2.8-A
peak value is generated in Lb. Given the number of paralleled
GaN HEMTs N , the dc-link voltage Vdc, the commutation
inductance Lc, and the Coss characteristics of GS66508T [5],
we can obtain the theoretical peak circulating current based
on (14), i.e.,
Icir,pk =
√
2nldn2lgVdcQoss
(nld+nlg)Lc
=
√
2×1×12×400×57×10−9
(1+1)×3.3×10−6
= 2.63 A
(30)
The error between the measured and the calculated peak
circulating current values, i.e., 2.8 A −2.63 A = 0.17 A, is
mainly caused by the parasitic capacitance of PCB and load
inductor.
With the help of the circulating current iLb, the lagging
switch SLb is able to achieve the ZVS-on and ZVS-off, leading
to minimized switching losses. For the leading switch SLa,
in Case I (see Fig. 16(a)), it still turns on under the hard
switching, but the switching current is equal to iLa = ILo−iLb
which is lower than the load current ILo. Hence, the total
turn-on energy loss of SLa&SLb in the asynchronous mode is
smaller than a single HEMT at the same load current ILo (see
Fig. 17).
When the load current ILo is lower than the peak circulating
current Icir,pk, the operation of the desynchronized paralleled
GaN HEMT legs enters Case II, as shown in Fig. 16(b). In
addition to that the lagging switch SLb achieves the ZVS-
on and ZVS-off, the leading switch SLa is able to achieve
the incomplete ZVS [54], resulting in decreased switching
losses. It is obtained from (22) that the critical load current
ILo,cri = 0, which implies that the leading switch can achieve
the complete ZVS when the load current ILo decreases to 0.
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Fig. 16. Experimental waveforms of the two parallel-connected GS66508T GaN HEMT HB legs in different cases in the asynchronous mode. The dc bus
voltage Vdc = 400 V. (a) Case I: ILo = 11.5→ 15.5 A; (b) Case II: ILo = 0→ 2.5 A; (c) Case II at zero load current: ILo = 0 A.
Fig. 16(c) shows the experimental results at ILo = 0 A. As
one can see, the drain-source voltage of the leading switch,
i.e., vds,SLa, has decreased from 400 V to 20 V (5% of
400 V) when its gate-source voltage vgs,SLa rises, leading
to negligible turn-on current bump and energy loss (see Fig.
17).
The measured time delays tdl,L and tdl,H in the three
operating scenarios in Fig. 16 are tdl,L = 131 ns @ILo = 13.5
A, tdl,L = 98 ns @ILo = 0.85 A, tdl,L = 82 ns @ILo = 0 A,
tdl,H = 93 ns @ILo = 13.5 A, tdl,H = 91 ns @ILo = 0.85 A,
and tdl,H = 94 ns @ILo = 0 A. The corresponding theoretical
time delays in Fig. 12 are 128 ns, 99 ns, 85 ns, 98 ns, 98 ns,
and 98 ns, respectively. The corresponding errors between the
measured and calculated time delays are -3 ns (2.3%), 1 ns
(1%), 3 ns (3.5%), 5 ns (5.1%), 7 ns (7.1%), 4 ns (4.1%),
which are small. Therefore, the developed time delay models
(28) and (29) are accurate.
The measured turn-on and turn-off energy losses of a
single GaN HEMT and two paralleled HEMTs in the syn-
chronous and asynchronous modes are shown Fig. 17(a). At
high load currents, the synchronous operation of two parallel
GaN HEMTs enables lower turn-on energy losses due to the
reduced current stress on each HEMT. However, as the current
decreases, the total turn-on energy loss in the asynchronous
mode becomes smaller than that in the synchronous mode.
When the load current is smaller than the peak circulating
current 2.8 A, the asynchronous operation enables a more
significant switching loss reduction than the synchronous
operation because SLb and SLa achieve the ZVS and the
incomplete ZVS, respectively.
Fig. 17(b) shows the total switching energy losses Esw.
It can be seen that the switching loss reduction brought by
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Fig. 17. Measured switching energy losses of GS66508T GaN HEMTs with
different paralleling numbers and techniques. The dc bus voltage Vdc = 400V
and the ambient temperature is 25◦C. The turn-on and -off gate resistances
are Rg,on = 10 Ω and Rg,off = 2 Ω, respectively. (a) Turn-on and turn-off
energy losses; (b) Switching energy loss Esw = Eon + Eoff .
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Fig. 18. Diagram of a Boost dc-dc converter where two GaN HEMT HB
legs are connected with small (3.3-µH) commutation inductors La and Lb.
The input Boost inductance Lin = 235µH.
the asynchronous operation becomes more pronounced as the
load current ILo decreases. The experimental results agree well
with the theoretical analysis in Section III.
B. Continuous Boost DC-DC Operation
The multi-pulse tester (see Figs. 7(b) and 14) can be recon-
figured as a Boost converter, as shown in Fig. 18. The input
Boost inductance Lin = 235µH whereas the commutation in-
ductance Lc = 3.3µH = 1.4%×235µH is much smaller. Fig.
19 shows the experimental waveforms of the Boost converter
when applying the proposed thermal balancing scheme (see
Fig. 13(b)) to the parallel-connected GaN HEMT HB legs. As
can be seen, the two legs SHa&SLa and SHb&SLb are lagging
with each other in an alternating manner. Seamless transitions
can be achieved, and the transitions do not affect the output
voltage Vo.
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Fig. 19. Experimental waveforms of the Boost converter (see Fig. 18) oper-
ating in the alternating (thermal balancing, see Fig. 13) asynchronous mode.
The input Boost inductor Lin = 235µH, the switches SHa, SHb, SLa, SLb
are implemented with GS66508T GaN HEMTs, the switching frequency
fs = 200 kHz, the input voltage Vin = 200 V, the output voltage Vo = 400
V, and the output power Po = 750 W. (a) Voltage and current waveforms over
1 ms: the two HB legs SHa&SLa and SHb&SLb are altering their turn-on
delays every 50 switching cycles (250 µs). (b) Transition from SHa&SLa
lagging SHb&SLb to SHb&SLb lagging SHa&SLa. (c) Transition from
SHb&SLb lagging SHa&SLa to SHa&SLa lagging SHb&SLb.
As analyzed in Sections III-B and IV-B, the asynchronous
operation leads to unbalanced power loss and thermal stress
to the leading and lagging devices. Without applying the pro-
posed thermal balancing scheme, the two parallel-connected
GaN HEMT HB legs suffer different case temperatures in the
asynchronous mode, i.e., 72.9 ◦C for the leading HEMT and
35.8 ◦C for the lagging HEMT, as shown in Fig. 20(a) and
(b). By contrast, the case temperatures of the GaN HEMTs
with the proposed alternating-delay scheme can be balanced
to 58.4 ◦C and 58.8 ◦C, as shown in Fig. 20(c) and (d).
The measured efficiencies of the Boost dc-dc converter in
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(a) (b) (c) (d)
Fig. 20. Thermal images of the parallel-connected GS66508T GaN HEMT
HBs operating in the asynchronous mode with and without the proposed
thermal balancing scheme. The switching frequency fs = 200 kHz, the input
voltage Vin = 200 V, the output voltage Vo = 400 V, the output power
Po = 750 W, and the ambient temperature Ta = 24◦C. (a) Leading and
(b) lagging legs without the thermal balancing scheme. (c) Leading and (d)
lagging legs with the thermal balancing scheme.
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Fig. 21. Measured efficiencies of the Boost dc-dc converter operating in the
synchronous and asynchronous modes. The switching frequency fs = 200
kHz, the input voltage Vin = 200 V, and the output voltage Vo = 400 V.
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Fig. 22. Power loss breakdown of the Boost converter operating in the
synchronous and asynchronous modes.
the synchronous and asynchronous modes are shown in Fig.
21. The synchronous operation enables higher efficiencies at
high power levels (> 1300 W) due to the reduced conduction
loss at high load currents. When operating at medium and
low loads, however, the asynchronous mode can remarkably
increase the power conversion efficiency because of the de-
creased switching loss. The efficiency improvement becomes
more significant as the decrease of load. Furthermore, the
measured efficiency of one HB is also shown in Fig. 21.
Its efficiency is superior than that of two synchronous HBs
when the load is lower than 750 W because the switching loss
can be reduced. However, it is still lower than the proposed
asynchronous mode where the lagging devices achieve the
ZVS and the leading ones turn on at a lower current or achieve
the iZVS, as compared in Section IV-C.
To further illustrate the advantages of the proposed asyn-
chronous mode in light-load efficiency over the synchronous
mode, the distributions of power losses in both modes are
calculated and shown in Fig. 22. For the Boost converter
operating in the synchronous mode, the switching losses
account for the largest share of the total power loss from light
to heavy loads. By contrast, with the proposed asynchronous
mode, the switching losses can be significantly reduced, partic-
ularly at light loads. Compared with the synchronous mode,
the asynchronous operation increases the conduction loss of
switches and the loss of commutation inductors. However,
the loss increase is not as remarkable as the switching loss
reduction when the load is not heavy. Therefore, the total
power loss can be lowered, particularly at light loads.
VI. CONCLUSIONS
A commutation-inductor-based desynchronizable parallel-
ing scheme is proposed for GaN HEMTs. The operating
principle and design guidelines are detailed, and an alternating-
delay thermal balancing scheme is proposed for the asyn-
chronous operation. Multi-pulse and continuous Boost power
conversion tests have been conducted to verify the feasibility
and advantages of the proposal. The following conclusions can
be drawn:
• Two operating modes, i.e., the synchronous and asyn-
chronous modes, are enabled for the proposed paralleling
structure;
• In the synchronous mode, the proposed paralleling struc-
ture is able to achieve better current sharing performance
than the conventional solution without commutation in-
ductors;
• In the asynchronous mode, the lagging ones of the
paralleled GaN HEMT HB legs are capable of achieving
the ZVS and the leading ones turn on at a current lower
than the load current, thereby remarkably reducing the
switching loss.
• The switching loss reduction and efficiency improvement
brought by the asynchronous operation become more
pronounced as the load current decreases;
• The proposed alternating delay scheme enables to balance
the thermal stress between the paralleled GaN HEMTs
operating in the asynchronous mode.
APPENDIX
In the synchronous mode, the load current ILo is shared by
the N commutation inductors. Neglecting the ripple of ILo,
the equivalent RMS current of the commutation inductors is
ILc,rms,eq =
ILo√
N
(31)
In the asynchronous mode, the RMS currents of iLa and
iLb can be expressed as ILa,rms =
√
(ILo − Icir,pk)2 + 4DILoIcir,pk − 8fsI
3
cir,pkLdm
3Vdc
ILb,rms = Icir,pk
√
1− 8fsIcir,pkLdm3Vdc
(32)
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where D represents the duty cycle of the low-side switches,
and fs is the switching frequency. The equivalent RMS value
of each commutation inductor can be derived as
ILc,rms,eq =
√
I2La,rms
nld
+
I2Lb,rms
nlg
(33)
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